

**(12) PATENT
(19) AUSTRALIAN PATENT OFFICE**

(11) Application No. AU 199728725 B2
(10) Patent No. 714242

(54) Title
Asynchronous transfer mode exchange system

(51)⁶ International Patent Classification(s)
H04L 012/56

(21) Application No: 199728725

(22) Application Date: 1997.07.17

(30) Priority Data

(31) Number 8-189114 (32) Date 1996.07.18 (33) Country JP

(43) Publication Date : 1998.01.29

(43) Publication Journal Date : 1998-01-29

(44) Accepted Journal Date : 1999-12-23

(71) Applicant(s)
NEC Corporation

(72) Inventor(s)
Tatsuo Nakagawa

(74) Agent/Attorney
SPRUSON and FERGUSON,GPO Box 3898,SYDNEY NSW 2001

(56) Related Art
US 5905711
US 5805590

Asynchronous Transfer Mode Exchange System

ABSTRACT

An asynchronous (ATM) exchange system comprises a plurality of input buffers (11) each for receiving data cells from an input cell highway to store the data cells for a while, a plurality of output buffers (12) each for storing data cells for a while to transmit the data cells to an output cell highway, an array of ATM switches (13) each for transferring data cells from one of the input buffers (11) to one of the output buffer (12). The amount of data cells stored in each output buffer (12) is monitored by an output buffer monitor (24) and used for controlling the transfer rate of the data cells from each input buffers (11), thereby increasing durability of the ATM exchange system against a burst signal or buffer congestion.

DLG:1550F

AUSTRALIA
PATENTS ACT 1990

COMPLETE SPECIFICATION

FOR A STANDARD PATENT

ORIGINAL

Name and Address
of Applicant: NEC Corporation
7-1, Shiba 5-chome
Minato-ku
Tokyo
JAPAN

Actual Inventor(s): Tatsuo Nakagawa

Address for Service: Spruson & Ferguson, Patent Attorneys
Level 33 St Martins Tower, 31 Market Street
Sydney, New South Wales, 2000, Australia

Invention Title: Asynchronous Transfer Mode Exchange System

The following statement is a full description of this invention, including the best method of performing it known to me/us:-

ASYNCHRONOUS TRANSFER MODE EXCHANGE SYSTEM

5

BACKGROUND OF THE INVENTION

(a) Field of the Invention:

The present invention relates to an asynchronous transfer mode (ATM) exchange system and, more particularly, to an improvement in controlling the transfer rate of the ATM exchange system for avoiding congestion of the output buffer.

(b) Description of the Related Art:

In a conventional ATM exchange system, RNR (Receive Not Ready) or BP (Backpressure) method is generally used, wherein a data traffic control is effected by using ON/OFF control or a time scheduling control for avoiding duplicated transfer of data cells to a single output cell highway. A first conventional technique for controlling an ATM exchange system is described in JP-A-3(1991)-230641. Figs. 1 shows the first conventional ATM exchange system described in the publication, wherein the ATM exchange system comprises an input buffer section

100 including a plurality of input buffers 11 (n
input buffers, although two of them are shown in the
figure) each receiving input data from an input cell
highway 16, an output buffer section 200 including
5 n output buffers 12 each for transmitting data
through an output cell highway 17, and an ATM
exchange module 13 or array of ATM switches
interposed between the input buffer section and
output buffer section for effecting RNR control.
10 Each input buffer 11 has n input buffer elements
21 each corresponding to one of the output buffers
12. Each input buffer element 21 of the input buffer
11 has a FIFO (first-in-first-out) function for
transfer of the stored data cells to the
15 corresponding output buffer 12. The input buffer
section 100 also comprises a cell output stopper 15
for each input buffer 11 for stopping cell transfer
from the input buffer element 21 to an output buffer
12 which is in congestion, i.e., temporarily stores
20 large amount of data cells. The output buffer
section also includes a buffer threshold monitor 14
for each output buffer 12.

Each buffer threshold monitor 14 functions for
monitoring the corresponding output buffer 12 as to
25 whether or not the amount of data cells stored in

the output buffer 12 exceeds a buffer threshold, and feeds a congestion signal or RNR signal to each cell output stopper 15 when the amount of stored data cells in the corresponding output buffer 12 exceeds 5 the threshold. In this configuration, if the ATM exchange system operates in a state where a particular output buffer operates over the buffer threshold, e.g., if a burst traffic is generated in the ATM exchange system in connection with the 10 particular output buffer 12, the input buffer elements 21 associated with the particular output buffer 12 are stopped by RNR signals.

In the first conventional ATM exchange system using the RNR control method, if the amount of cells 15 stored in an output buffer 12 remains in the vicinity of the buffer threshold and yet the amount of the data cells being transferred from the input buffer 11 is substantially equal to the amount of the data cells transmitted from the output buffer 12, the RNR 20 signal suppresses the amount of data cells transferred from the input buffer 11 to the output buffer 12, thereby lowering the throughput of the ATM exchange switch.

It may be considered that a threshold for 25 restarting of data transfer is separately

determined from the threshold for stopping data transfer to have a hysteresis. However, it only results in the increase of the interval of the stopping of the data transfer for the time 5 corresponding to the difference between the thresholds, and remains substantially in a similar situation.

Fig. 2 shows a second conventional ATM exchange system using a time scheduling method. The ATM 10 exchange system comprises a plurality of input buffers 11, a plurality of output buffers 12, and an ATM switch module 13 which are similar to those of the first conventional ATM exchange system. The ATM exchange system of Fig. 22 comprises a timing 15 control section 18 which generates a data transfer stop signal depending on the monitored signal supplied from each input buffer 11, and a cell output control section 19 disposed for each of input buffers 11 for stopping data transfer from the input buffer 20 11 responsive to the data transfer stop signal.

In the second conventional ATM exchange system, the timing control section 18 must control timing among all inputs of the ATM exchange module 13. Namely, the timing control must be effected at a rate 25 in accordance with the switching rate of the ATM

exchange module 13, which is in fact extremely difficult. This is because the time scheduling operation must be based on the state of each input buffer 11, i.e., amount of the data cells stored in 5 each input buffer 11, and accordingly, a central control must be employed in the timing control section 18 to schedule data transfers from all of the input buffers 11.

10 SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an ATM exchange system for an ATM network, which is capable of controlling data transfer at a rate corresponding to the transfer rate of the output 15 buffers for avoiding a signal congestion in an output buffer.

The present invention provides an asynchronous transfer mode (ATM) exchange system comprising a plurality of input buffers each for receiving data 20 cells from an input cell highway to store the data cells for a while, a plurality of output buffers each for storing data cells for a while to transmit the data cells to an output cell highway, an array of ATM switches each for transferring the data cells 25 from a corresponding one of the input buffers to a

corresponding one of the output buffers, an output buffer monitor circuit for watching the amount of data cells stored in each of the output buffers to generate a cell amount signal representing the 5 amount of data cells stored in the each of the output buffers, and a cell output control circuit for receiving the cell amount signal to control a transfer rate of the data cells transferred from the input buffer based on the cell amount signal.

: 10 In accordance with the present invention, the
: transfer rate of each input buffer is controlled by
: the amount of the data cells stored in the
: corresponding output buffer. Accordingly, data
: transfer from the input buffer can follow the actual
: 15 state of the output buffer, which prevents the
congestion of the output buffer resulting from a
burst signal.

The above and other objects, features and
advantages of the present invention will be more
20 apparent from the following description, referring
to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a first conventional
25 ATM exchange system;

Fig. 2 is a block diagram of a second conventional ATM exchange system;

Fig. 3 is a block diagram of an ATM exchange system according to first and second embodiments of 5 the present invention; and

Fig. 4 is a schematic block diagram of an ATM exchange system according to a third embodiment of the present invention.

10 DESCRIPTION OF THE PREFERRED EMBODIMENTS

Now, the present invention is more specifically described with reference to accompanying drawings, wherein similar constituent elements are designated by the same or similar reference numerals throughout 15 the drawings.

Referring to Fig. 3, the ATM exchange system according to a first embodiment (and also a second embodiment) of the present invention comprises an input buffer section 100B, output buffer section 200B, and an ATM exchange module 13 or array of ATM switches for data transfer from the input buffer section 100B to the output buffer section 200B. The input buffer section 100B has a plurality of (n) input buffers 11 each corresponding to one of input 25 cell highways 16, and a plurality of (n) cell output

controllers 23 each corresponding to one of the input buffers 11.

The output buffer section 200B comprises a plurality of (n) output buffers 12 each corresponding to one of output cell highways 17, and a plurality of output buffer monitors 24 each corresponding to one of the output buffers 12. Each input buffer 11 has n input buffer elements 21 each corresponding to one of the output buffers 12, and a traffic shaper or traffic shaping circuit 25 disposed for each of the input buffers 11 for shaping data cells stored in the input buffer 11. Each output buffer 12 has n output buffer elements 22 each corresponding to one of the input buffers 11. The ATM exchange module 13 includes $n \times n$ ATM switches each corresponding one of input buffer elements 21 or one of output buffer elements 22.

Each input buffer 11 stores for a while data cells supplied from the corresponding input cell highway 16 in one of the input buffer elements 21 corresponding to one of the output buffers 12 specified by the data transfer. Each output buffer 12 stores for a while data cells supplied from the corresponding input buffer elements 21 and delivers the stored data cells to the corresponding output

cell highway 17 at the transfer rate of the output cell highway.

In the first embodiment of the present invention, each output buffer monitor 24 watches the amount of data cells stored in each output buffer element 22 of the corresponding output buffer 12 to generate a cell amount signal representing a combination of the specified output buffer element 22 and the amount of data cells stored therein. Each cell output controller 23 receives the cell amount signal from the output buffer monitor 24 to control the transfer rate of the data cells, to be transferred from the corresponding input buffer element 21 specified by the cell amount signal, in accordance with the amount represented by the cell amount signal. By this configuration, each input buffer element 21 can be controlled in its transfer rate in accordance with the amount of data cells stored in the corresponding output buffer element 22, thereby increasing durability against a burst signal or buffer congestion occurring sometimes in the system. Specifically, the transfer rate of the input buffer element 21 may be controlled in inverse proportion to the amount of data cells stored in the output buffer element 22 or may be controlled by other

suitable relationship.

In a second embodiment of the present invention, which is also shown in Fig. 3, each output buffer monitor 24 watches the amount of data cells stored in the output buffer 12 as a whole and differentiates the same to obtain the rate of increase or decrease of data cells stored in each output buffer 12, to thereby generate an UP/DOWN signal corresponding to the increase/decrease of the amount of data cells stored in the each output buffer 12. Each cell output controller 23 in the input buffer section 100B receives the UP/DOWN signal to control the transfer rate of the corresponding input buffer element 21 so that the transfer rate is increased by one step if the UP/DOWN signal represents a decrease of the amount of data cells stored in the output buffer 12 and is decreased by one step if the UP/DOWN signal represents an increase of the amount of data cells stored in the output buffer 12.

Referring to Fig. 4 showing a third embodiment of the present invention, the ATM exchange system has a configuration similar to that of the ATM exchange system according to the first embodiment shown in Fig. 3 except that the output buffer monitor 24 supplies the cell amount signal representing the

amount of data cells stored in the output buffer 12 to the traffic shaper 25 provided on the output of each input buffer element 21, to thereby control the transfer rate of the input buffer element 21 based 5 on the mount of data cells stored in the output buffer 12. By this configuration, the transfer rate of each input buffer element 21 is controlled in accordance with the amount of data cells stored in the corresponding output buffer 12, similarly to the ; 10 second embodiment.

Since the above embodiments are described only for examples, the present invention is not limited to the above embodiments and various modifications or alterations can be easily made therefrom by those 15 skilled in the art without departing from the scope of the present invention.

The claims defining the invention are as follows:

~~WHAT IS CLAIMED IS:~~

1. An asynchronous transfer mode (ATM) exchange system comprising a plurality of input buffers each for receiving data cells from an input cell highway to store the data cells for a while, a plurality of output buffers each for storing data cells for a while to transmit the data cells to an output cell highway, an array of ATM switches each for transferring the data cells from a corresponding one of said input buffers to a corresponding one of said output buffers, an output buffer monitor circuit for watching the amount of data cells stored in each of said output buffers to generate a cell amount signal representing the amount of data cells stored in the each of said output buffers, and a cell output control circuit for receiving said cell amount signal to control a transfer rate of the data cells transferred from said input buffer based on said cell amount signal.
- 10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
9145
9150
9155
9160
9165
9170
9175
9180
9185
9190
9195
9200
9205
9210
9215
9220
9225
9230
9235
9240
9245
9250
9255
9260
9265
9270
9275
9280
9285
9290
9295
9300
9305
9310
9315
9320
9325
9330
9335
9340
9345
9350
9355
9360
9365
9370
9375
9380
9385
9390
9395
9400
9405
9410
9

buffers.

3. An ATM exchange system as defined in claim 2 wherein said cell output control circuit controls the transfer rate of each said input buffer element in accordance with the amount of data cells stored in a corresponding one of said output buffers.
5
4. An ATM exchange system as defined in claim 3 wherein said cell output control circuit comprises a traffic shaping circuit for controlling the transfer rate of each said input buffer element.
5
5. An ATM exchange system as defined in claim 2 wherein said cell output control circuit increases and decreases the transfer rate of each said input buffer element in accordance with a decrease or increase of the amount of data cells stored in a corresponding one of said output buffers.
5
6. An ATM exchange system as defined in claim 2 wherein each of said output buffers comprises

- 14 -

an output buffer element for each of said input buffers.

7. An ATM exchange system as defined in claim 6 wherein said output buffer monitor circuit comprises a output buffer monitor for each of said output buffers.
8. An ATM exchange system as defined in claim 7 wherein said output buffer monitor generates said cell amount signal for each of said output buffer elements.
9. An ATM exchange system substantially as described herein with reference to Fig. 3 or Fig. 4 of the accompanying drawings.

DATED this SEVENTEENTH day of JULY 1997
NEC Corporation

Patent Attorneys for the Applicant
SPRUSON & FERGUSON

DLG:1549F

FIG. 1
PRIOR ART




FIG. 2
PRIOR ART




FIG. 3




FIG. 4

